Pages

Saturday, March 5, 2011

Current Opening At Rambus

Current Opening At Rambus

Senior Member Technical Staff - Circuit Design Engineering
Job ID 1540
Division Research & Technology Development
Job Location India - Bangalore Design Center

In this position the person will be responsible to develop and design the high speed circuit blocks used in Rambus proprietary advanced development projects and standard based physical (PHY) layers. These physical layers are the high speed mixed signal blocks, designed in advanced technology node such as 65nm, 40nm and 28nm. The knowledge and experience in Serializers, de-serializers, high speed receivers, equalization techniques, samplers, transmitters, multi clock domain custom digital data-path circuits and clocking circuits are necessary. The designer will be responsible for all aspects of designs such as schematic capture, layout review, simulation & analysis of critical electrical and timing parameters, documentation and silicon bring-up. Job involves regular interaction with worldwide team.

Skills/Qualifications:

• B.E/B-Tech in electronics engineering with 6+ years of relevant experience or MS/M-Tech degree in electronics/VLSI with 4+ years of relevant experience.
• The candidate should have prior experience of high speed custom circuit design.
• Knowledge of serializer, de-serializer, bias generation, on-chip regulation, on-chip impedance circuits and PLL is desirable.
• Experience in designing memory interfaces such as DDR2/3 or serial links such as PCIe1/2, SATA, XAUI and CEI6 is a plus.
• Experience working in leading R&D and future technology development projects is desirable.
• The position requires good written & verbal communication skills

Senior Member Technical Staff - Layout
Job ID 1523
Division Research & Technology Development
Job Location India - Bangalore Design Center

The candidate is required to be a mid level user to an expert user of Cadence Virtuoso-L/XL layout tool or similar tool. Candidate should have handled doing the verification checks, DRC/LVS/SRC/ANT/DFX for the laid out circuits. Be able to debug and understand the layout issues with corresponding schematics. Candidate should be adept in technicalities of drawing layout of very high-speed analog and digital circuits (high speed serial IO’s, analog circuits like op-amps, PLL/DLL, VREG’s, mixers etc) at deep submicron designs. Working largely from schematics, the candidate needs to be able to work with circuit design engineers to complete the layout of mixed signal circuits and top level connectivity. He or she should have worked in team environment and on unix or linux platforms. If the candidate can work at full-chip layout up to mask shop will be an added advantage. Any further knowledge on writing scripts (skill/perl/C/python) will be a plus.

Senior Member Technical Staff - Layout
Job ID 1522
Division Research & Technology Development
Job Location India - Bangalore Design Center

The candidate is required to be a mid level user to an expert user of Cadence Virtuoso-L/XL layout tool or similar tool. Candidate should have handled doing the verification checks, DRC/LVS/SRC/ANT/DFX for the laid out circuits. Be able to debug and understand the layout issues with corresponding schematics. Candidate should be adept in technicalities of drawing layout of very high-speed analog and digital circuits (high speed serial IO’s, analog circuits like op-amps, PLL/DLL, VREG’s, mixers etc) at deep submicron designs. Working largely from schematics, the candidate needs to be able to work with circuit design engineers to complete the layout of mixed signal circuits and top level connectivity. He or she should have worked in team environment and on unix or linux platforms. If the candidate can work at full-chip layout up to mask shop will be an added advantage. Any further knowledge on writing scripts (skill/perl/C/python) will be a plus.

Contact Us

Corporate Headquarters
1050 Enterprise Way, Suite 700
Sunnyvale, CA 94089
Phone: + 1 408 462 8000
Fax: + 1 408 462 8001
website: http://www.rambus.com/in/index.html

Download full paper At
http://www.enjineer.com/forum

No comments:

Post a Comment